Task
and Functions in verilog are similar to each other but has many differences in
their operation. These can be used to do a simple operations that can be called
repeatedly, but instead of instantiating a module, these could be used. Here is
the syntax and example for the Verilog Task and function.
